graydon
2025-07-24 96cfbbcc47a845cad3f3248c284703eca519650f
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
#include <string.h>
#include "tg_config.h"
#include "tg_adapter.h"
 
s32 tg_hw_adapter_t::get_physical_channel(s32 input , s32 logic_channel)
{
    //s32 phy_channel[] = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,18,19};
    if(input) {
        s32 input_num = ana_input_num + dante_input_num ;
        if(logic_channel < ana_input_num) {
            //analog
            return logic_channel + 1;
        }
        else if(logic_channel < input_num) {
            //dante
            return 17+ (logic_channel-ana_input_num);
        }
        else {
            //usb
            return 49 + (logic_channel-input_num);
        }
    }
    else {
        s32 output_num = ana_output_num + dante_output_num ;
        //output
        if(logic_channel < ana_output_num) {
            return logic_channel +1;
        }
        else if(logic_channel < output_num) {
            return 17+ (logic_channel-ana_output_num);
        }
        else {
            return 49 + (logic_channel-output_num);
        }
    }
}
 
//ÎïÀíbuffer¶¨Òå˳ÐòÊÇ16ͨµÀÄ£Äâ+2ͨµÀUSB+32ͨµÀDante.
uvoid tg_hw_adapter_t::config_board(struct DSPConfig * conf)
{
    u32 i;
    s32 mclk = 24576000;
 
    memset(conf, 0, sizeof(struct DSPConfig));
 
    conf->mDualDsp = dual_dsp;
    conf->mDspIndex = dsp_index;
    conf->mSampleNum = SAMPLE_NUM;
    conf->mSampleRate = SAMPLE_RATE;
    conf->mLevelReportInt = 100;
    conf->mConvertUnit = 0;
    conf->mIntrNo = intr_sport_no(0);
 
    //MCLK(DAI0_02),SCLK(DAI0_19),LRCLK(DAI0_20)
    //analog input(DAI0_05,DAI0_06) + output(DAI0_11,DAI0_12)
    //sport0a<->input; sport0b<->output.
    for(i = 0 ;i < 2 ;i ++) {
        conf->sports[i].spid = i;
        conf->sports[i].clke = utrue;
        conf->sports[i].enable = utrue;
        conf->sports[i].enable_sec = utrue;
        conf->sports[i].lfs = ufalse;
        conf->sports[i].mfd = 1;
        conf->sports[i].opmode = 0 ; //tdm
        conf->sports[i].rx = ufalse;
        conf->sports[i].slots = 8;
        conf->sports[i].vld = 8;
        conf->sports[i].follow_intr_no = intr_sport_no(0);
      }
    conf->sports[0].interrupt = utrue;
    conf->sports[0].rx = utrue;
 
    //pcg ²úÉúʱÖÓ
    conf->pcgs[0].enable = utrue;
    conf->pcgs[0].opmode = 1;
    conf->pcgs[0].width = 2;
    conf->pcgs[0].fs_div = mclk / conf->mSampleRate ;
    conf->pcgs[0].sclk_div = mclk / (conf->mSampleRate * 8 * 32);
 
    AddRoute(SourceSignal::DAI0_PB02_O , DestSignal::PCG_EXTA_I);
 
    AddRoute(SourceSignal::LOGIC_HIGH, DestSignal::DAI0_PBEN20_I);//fs
    AddRoute(SourceSignal::LOGIC_HIGH, DestSignal::DAI0_PBEN19_I);//sclk
    AddRoute(SourceSignal::PCG_FSA_O, DestSignal::DAI0_PB20_I);
    AddRoute(SourceSignal::PCG_CLKA_O, DestSignal::DAI0_PB19_I);
    AddRoute(SourceSignal::LOGIC_HIGH, DestSignal::INV_DAI0_PB19_I); //·­×ª¼«ÐÔ
 
    AddRoute(SourceSignal::DAI0_PB19_O, DestSignal::SPT0_ACLK_I);
    AddRoute(SourceSignal::DAI0_PB19_O, DestSignal::SPT0_BCLK_I);
    AddRoute(SourceSignal::DAI0_PB20_O, DestSignal::SPT0_AFS_I);
    AddRoute(SourceSignal::DAI0_PB20_O, DestSignal::SPT0_BFS_I);
 
 
    AddRoute(SourceSignal::DAI0_PB05_O, DestSignal::SPT0_AD0_I);
    AddRoute(SourceSignal::DAI0_PB06_O, DestSignal::SPT0_AD1_I);
 
    AddRoute(SourceSignal::LOGIC_HIGH, DestSignal::DAI0_PBEN11_I);
    AddRoute(SourceSignal::SPT0_BD0_O, DestSignal::DAI0_PB11_I);
    AddRoute(SourceSignal::LOGIC_HIGH, DestSignal::DAI0_PBEN12_I);
    AddRoute(SourceSignal::SPT0_BD1_O, DestSignal::DAI0_PB12_I);
 
    //USB Slave. SCLK(DAI0_8),LRCLK(DAI0_9), RX(DAI0_7),TX(DAI0_10)
    for(i =4 ;i < 5; i++) {
        conf->sports[i].spid = i;
        conf->sports[i].clke = utrue;
        conf->sports[i].enable = utrue;
        conf->sports[i].enable_sec = ufalse;
        conf->sports[i].lfs = ufalse;
        conf->sports[i].mfd = 1;
        conf->sports[i].opmode = 0 ; //tdm
        conf->sports[i].rx = ufalse;
        conf->sports[i].slots = 8;
        conf->sports[i].vld = 8;
        conf->sports[i].follow_intr_no = intr_sport_no(4);
    }
    conf->sports[4].interrupt = utrue;
    conf->sports[4].rx = utrue;
 
    //USB pcg.
    conf->pcgs[1].enable = utrue;
    conf->pcgs[1].opmode = 0;
    conf->pcgs[1].fs_div = mclk / conf->mSampleRate ;
    conf->pcgs[1].sclk_div = mclk / (conf->mSampleRate * 2 * 32);
    AddRoute(SourceSignal::DAI0_PB02_O, DestSignal::PCG_EXTB_I);
 
    AddRoute(SourceSignal::LOGIC_HIGH, DestSignal::DAI0_PBEN09_I);//fs
    AddRoute(SourceSignal::LOGIC_HIGH, DestSignal::DAI0_PBEN08_I);//sclk
    AddRoute(SourceSignal::PCG_FSB_O, DestSignal::DAI0_PB09_I);
    AddRoute(SourceSignal::PCG_CLKB_O, DestSignal::DAI0_PB08_I);
 
    AddRoute(SourceSignal::DAI0_PB08_O, DestSignal::SPT2_ACLK_I);
    AddRoute(SourceSignal::DAI0_PB09_O, DestSignal::SPT2_AFS_I);
    AddRoute(SourceSignal::DAI0_PB08_O, DestSignal::SPT2_BCLK_I);
    AddRoute(SourceSignal::DAI0_PB09_O, DestSignal::SPT2_BFS_I);
 
    AddRoute(SourceSignal::DAI0_PB07_O, DestSignal::SPT2_AD0_I);
    AddRoute(SourceSignal::LOGIC_HIGH, DestSignal::DAI0_PBEN10_I);
    AddRoute(SourceSignal::SPT2_BD0_O, DestSignal::DAI0_PB10_I);
 
    //Dante¡£
    //MCLK(DAI1_2),LRCLK(DAI1_20),SCLK(DAI1_19)
    //RX0(DAI1_12),RX1(DAI1_10),RX2(DAI1_8),RX3(DAI1_6)
    //TX0(DAI1_11),TX1(DAI1_9),TX2(DAI1_7),TX3(DAI1_5)
    //sport4a,4b<->RX;sport5a,5b<->TX
    for(i = 8 ;i < 12 ;i ++) {
        conf->sports[i].spid = i;
        conf->sports[i].clke = utrue;
        conf->sports[i].enable = utrue;
        conf->sports[i].enable_sec = utrue;
        conf->sports[i].lfs = ufalse;
        conf->sports[i].mfd = 1;
        conf->sports[i].opmode = 0 ; //tdm
        conf->sports[i].rx = ufalse;
        conf->sports[i].slots = 8;
        conf->sports[i].vld = 8;
        conf->sports[i].follow_intr_no = intr_sport_no(8);
    }
    conf->sports[8].interrupt = utrue;
    conf->sports[8].rx = conf->sports[9].rx = utrue;
 
    AddRoute(SourceSignal::DAI1_PB19_O, DestSignal::SPT4_ACLK_I);
    AddRoute(SourceSignal::DAI1_PB19_O, DestSignal::SPT4_BCLK_I);
    AddRoute(SourceSignal::DAI1_PB19_O, DestSignal::SPT5_ACLK_I);
    AddRoute(SourceSignal::DAI1_PB19_O, DestSignal::SPT5_BCLK_I);
    AddRoute(SourceSignal::DAI1_PB20_O, DestSignal::SPT4_AFS_I);
    AddRoute(SourceSignal::DAI1_PB20_O, DestSignal::SPT4_BFS_I);
    AddRoute(SourceSignal::DAI1_PB20_O, DestSignal::SPT5_AFS_I);
    AddRoute(SourceSignal::DAI1_PB20_O, DestSignal::SPT5_BFS_I);
 
    AddRoute(SourceSignal::DAI1_PB12_O, DestSignal::SPT4_AD0_I);
    AddRoute(SourceSignal::DAI1_PB10_O, DestSignal::SPT4_AD1_I);
    AddRoute(SourceSignal::DAI1_PB08_O, DestSignal::SPT4_BD0_I);
    AddRoute(SourceSignal::DAI1_PB06_O, DestSignal::SPT4_BD1_I);
 
    AddRoute(SourceSignal::LOGIC_HIGH, DestSignal::DAI1_PBEN11_I);
    AddRoute(SourceSignal::SPT5_AD0_O, DestSignal::DAI1_PB11_I);
    AddRoute(SourceSignal::LOGIC_HIGH, DestSignal::DAI1_PBEN09_I);
    AddRoute(SourceSignal::SPT5_AD1_O, DestSignal::DAI1_PB09_I);
    AddRoute(SourceSignal::LOGIC_HIGH, DestSignal::DAI1_PBEN07_I);
    AddRoute(SourceSignal::SPT5_BD0_O, DestSignal::DAI1_PB07_I);
    AddRoute(SourceSignal::LOGIC_HIGH, DestSignal::DAI1_PBEN05_I);
    AddRoute(SourceSignal::SPT5_BD1_O, DestSignal::DAI1_PB05_I);
}